Regviz

Alif Semiconductor /AE512F80F55D5AS_CM55_HP_View /CLKCTL_PER_MST /ETH_STAT0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ETH_STAT0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE512F80F55D5AS_CM55_HP_View/CLKCTL_PER_MST/ETH_STAT0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0x0)SBD_INTR_O 0 (Val_0x0)SBD_PWR_DOWN_ACK_O 0MAC_SPEED_O

SBD_INTR_O=Val_0x0, SBD_PWR_DOWN_ACK_O=Val_0x0

Description

ETH Status Register

Fields

SBD_INTR_O

This bit reflects the value of the ETH_SBD_IRQ interrupt

0 (Val_0x0): No interrupt

1 (Val_0x1): Interrupt
SBD_PWR_DOWN_ACK_O

ETH power-down sequence acknowledge

0 (Val_0x0): Power-down not acknowledged. ETH power-down sequence cannot be started.

1 (Val_0x1): Power-down acknowledged. ETH power-down sequence can be started.
MAC_SPEED_O

Indicates the MAC speed mode selected

2 (Val_0x2): 10 Mbps

3 (Val_0x3): 100 Mbps

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data